Floating gate transistor is the fundamental building block of nonvolatile flash memory, which is one of the most widely used memory gadgets in modern micro and nano electronic applications. Recently there has been a surge of interest to introduce a new generation of memory devices using graphene nanotechnology. In this article, we present a new floating gate transistor (FGT) design based on multilayer graphene nanoribbon (MLGNR) and carbon nanotube (CNT). In the proposed FGT, a MLGNR structure would be used as the channel of the field effect transistor (FET) and a layer of CNTs would be used as the floating gate. We have performed an analysis of the programming and erasing mechanism in the floating gate and its dependence on the applied control gate voltages. Based on our analysis we have observed that proposed graphene based floating gate transistor could be operated at a low voltage compared to conventional silicon based floating gate devices. We have presented detail analysis of the operation and the programming and erasing processes of the proposed FGT; the dependency of the programming and erasing current density on different parameters; and the impact of scaling the thicknesses of the control and tunneling oxides. To perform these analyses we have developed equivalent models for device capacitances. 
INTRODUCTION
Nonvolatile flash memory that utilizes floating gate transistors (FGTs) has become the most widely used memory technology in numerous electronic applications. Due to continuous scaling and physical and material limits of conventional MOSFET technologies, silicon based floating gate transistors will no longer be able to meet the reliability, cost and efficiency requirements in future. Graphene that has extraordinary characteristics (very high carrier mobility, thermal conductivity, mechanical flexibility, and strength) is a highly promising material for future nonvolatile memory and other nanoelectronic devices [Bae et al. 2010; Schwierz 2010] . The high carrier mobility of the MLGNR leads to the low latency and fast response. The intrinsic thermal conductivity protects the device from overheating. The mechanical flexibility inspires flexible memory, which is future of electronics design. In this article, we present the design of a new floating gate transistor using multilayer graphene nanoribbon (MLGNR) and carbon nanotube (CNT). The preliminary concept has been presented in our recent conference paper . Many radical device and material alternatives are being explored for memory technologies in nanometer range. Nanoscale single-bit floating gate transistors and ZnO nanoparticle based floating gate transistor on very low cost glass and plastic substrate are reported in and Hossain et al. [2013] . Floating gate transistor using gold nanoparticle and multiple-bits floating gate transistor have been reported in Zhou et al. [2013] . Graphene is another material that is getting widespread attention from diverse groups of engineers and scientists. The memory window of graphene based memory cell is expected to be greater than that of silicon [Lee et al. 2012] . Several graphene based memory cells have been under investigation. A floating gate transistor with few layers of graphene and molybdenum disulphide (MoS 2 ) as the channel material has been proposed in Bertolazzi et al. [2013] . Graphene and molybdenum disulfide (MoS 2 ) were utilized as channel and charge trapping layers interchangeably, while hexagonal boron nitride was applied as tunnel barrier [Choi et al. 2013] . Graphene oxide thin films based flexible nonvolatile resistive memory has also been explored [Wang et al. 2010b] . Graphene and graphene oxide have been investigated as FET channel, charge trapping layer, and electrode [Hong et al. 2010; Stützel et al. 2010; Zhan et al. 2011; Jeong et al. 2011; Doh et al. 2010; Cui et al. 2011] . Large hysteresis in the gate characteristics of graphene FETs can be utilized for nonvolatile memory application [Wang et al. 2010a] . The hysteresis property arises from the oxide layer charge trapping .
The primary difference between a floating gate transistor and the standard MOSFET is the addition of a new gate, called the floating gate, between the original gate and the channel as shown in Figure 1 (a). The original gate (topmost) is now called the control gate. A floating gate is basically a polysilicon gate surrounded by insulator and it has no electrical connection with other layers [Jeong et al. 2010] . To program or write floating gate transistor (Figure 1(b) ), a positive control gate voltage is applied. This positive voltage accumulates electrons from the channel through the tunnel oxide (insulating layer) into the floating gate. The accumulated charges in the floating gate, is protected by the tunnel oxide and control oxide insulating layer. Therefore, the stored data is retained for years. To erase the data, a high negative voltage is applied at the control gate (Figure 1(b) ). This negative voltage depletes the accumulated electrons out of the floating gate [Jeong et al. 2010; Hasler 2005; Kolodny et al. 1986] .
The working principle of the floating gate transistor is almost same as conventional MOSFET, where the source-drain current is monitored and controlled by the control gate voltage. The floating gate voltage or in other words the stored charge on the floating gate can control the channel between the drain and the source. In current technology, the thickness of the dielectric layer is around 10nm or less [Avinoam et al. 1986] . Thinner insulation layer is required to facilitate tunneling between the channel and the floating gate. The detail working principle of a floating gate transistor can be found in any relevant textbook. Interested readers can refer to Hu et al. [2010] and our recent conference paper for further details.
In this article, we present the concept of a new graphene based floating gate transistor, where the channel would be made of multilayer graphene nanoribbon (MLGNR) and the floating gate would be made of carbon nanotubes (CNT). The rest of the article is organized as follows. Section 2 illustrates the design and construction of the proposed floating gate transistor based on MLGNR and CNT. This section also briefly highlights the potential fabrication process. Section 3 analyzes the equivalent capacitance models and some of the basic physical and electrical parameters and the interdependence of these parameters of the proposed devices. Section 4 explains the programming and erasing processes of the proposed FGT. Section 5 investigates the impact of scaling the insulating oxide layers around the gate. Section 6 provides a comparison of the proposed Graphene/CNT FGT with the existing FGT. Finally, Section 7 concludes the article with an overview of our ongoing work.
PROPOSED GRAPHENE BASED FLOATING GATE TRANSISTOR
The proposed floating gate transistor is made of two forms of graphene (MLGNR and CNT) nanostructures, metal (polysilicon) contacts, and SiO 2 insulator. Here MLGNR would be used as the channel and CNTs would be used as electron trapping layer or floating gate. The schematic of our proposed graphene based floating gate transistor is shown in Figure 2 .
The potential fabrication process of the MLGNR/CNT FGT would include the following steps. First, a 300nm thick SiO 2 layer is thermally grown on a silicon wafer, which is standard for graphene based device. Second, MLGNR channel can be grown by Chemical Vapor Deposition (CVD) method, followed by an etching process to obtain a rectangular shape MLGNR with a uniform channel length and width. Third, SiO 2 /CNT/SiO 2 sandwich are grown on the MLGNR sheet. Fourth, Ti/Au metal contacts can be used as the source, drain and control gate contact metal.
MLGNR is used as the channel material in the proposed design, because single layer graphene is not thermodynamically stable [Wallace 1947] . Multiple GNRs would be required to provide strong conduction path and override noise. It is observed that a single layer nano-patterned graphene FET is much noisier than a few layer nano-patterned graphene FET [Sui and Appenzeller. 2009; Liu and Balandin] . Although several layers of graphene is practical for achieving reduced sheet resistance, the optimum number of GNR layers must be carefully selected to prevent multi-layer graphene stack from converting into graphite [Ohta et al. 2007] . As the number of GNR layers increases, the effective resistance saturates, which suggests that additional GNR layer will no longer improve resistance profile [Kumar et al. 2011] . The optimum number of layers in the MLGNR structure would depend on the performance requirements. A layer of SiO 2 dielectric is placed between the MLGNR channel and the body to provide electrical isolation of the channel. The body contact can also be configured as the second gate for better control.
In the proposed design, we use CNT as the floating gate material. In Yoneya et al. [2002] , a HfAlO/CNT/HfAlO/Si memory transistor with CNT floating gate is presented. It is observed that the C-V curve of the CNT floating gate has a significant hysteresis behavior. CNT has many exceptional properties that make it a very good charge storage node in memory devices. Some of the positive properties are: tunable band gap, extraordinary thermal stability, chemical inertness, perfect sidewall structure, and nearly zero surface states Avouris et al. 2003; McEuen et al. 2002] . Due to its unique structure and electrical properties CNT also has excellent retention characteristic . The transport in SWCNT is confined in one direction because of its one dimensional structure [Avouris et al. 2003; McEuen et al. 2002] . Therefore, the charges trapped in the SWCNTs would be difficult to tunnel out , which is good for charge retention. The near perfect surface quality of SWCNTs is also good for charge retention [Avouris et al. 2003 ]. Unlike Si and Ge nanocrystals (previously used as floating gate), SWCNTs have very few dangling bonds at the surface. The surface dangling bonds of Si is one of the key factors of its charge loss mechanism . Therefore, CNT-based floating gate FG would not lose charge like polysilicon floating gate.
Layers of SiO 2 surround the CNT layer to electrically isolate the external control gate, the floating gate (CNTs), and the channel (MLGNR). The control oxide (the SiO 2 layer between the floating and the external gates) prevents the loss of the stored charge (data) in the CNT layer due to leakage to and from the control gate. This results in a higher trapping efficiency and minimizes the problem caused by the thin charge storage layer. The tunnel oxide (the SiO 2 layer between the floating and the channel) must be thinner than the control oxide to allow electrons to smoothly tunnel to and from the channel and the floating gate during the programming and erasing operations. Under normal operating condition the tunnel oxide has the same function as the control oxide to prevent charge flow in and out of the floating gate. Therefore, the dielectric and physical properties of the oxides around the gates are very critical for the performance and reliability of the proposed floating gate transistor. The external control gate (top gate) and the body contact would be made of metal, polysilicon, or any other suitable conducting material. In our design, isolated CNT islands surrounded by SiO 2 insulator are used as the charge retention layer. Here we do not need a continuous conducting layer as the floating gate. Therefore, surface resistance of SWCNT will have no impact on the FGT performance. Having discrete islands of CNTs is actually beneficial for charge retention. High programming loads in a conventional Si-FGT cause stress on the tunnel oxide layer creating small defects in the tunnel oxide called "oxide degradation". If a large number of such defects are created a short circuit develops between the floating gate and the transistor's channel and the floating gate (which is a continuous conducting layer in conventional design) can no longer hold a charge. This is the main cause of flash memory failure. Our MLGNR/SiO 2 /CNT FGT is comparatively immune to such drawbacks, because the short circuit created by an oxide defect between the charge trapping layer and the channel cannot drain off the entire floating gate as it is made of discrete CNTs. In the worst case a partially draining will take place leaving the other electrons in place to continue to control the threshold voltage of the transistor.
The operation of this floating gate transistor would be similar to that of conventional MOSFET. The source and body terminals are connected to the ground and kept at the same potential to minimize leakage current. A drain-source voltage (V DS ) is applied to start the conduction in the MLGNR channel.
A graphene channel offers several major advantages: (i) conduction starts at a very low voltage (∼mV) [Farmer et al. 2009; Meric et al. 2008 ], (ii) undoped graphene can be used as channel material, (iii) graphene can be nano-patterned into any dimension because of its 2D planner sheet structure [Gomez De Arco et al.] , (iv) the magnitude of the graphene bandgap is inversely proportional to the ribbon width (W): Eg = 1.38eV/W(nm), thus the band gap becomes a lithographically controllable parameter [Han et al. 2007 ], (v) ambipolar conduction can be achieved [Gomez De Arco et al.; Bai and Huang 2010; Lemme et al. 2012; Farmer et al. 2009; Meric et al. 2008 ] (vi) graphene based devices can be fabricated by the existing CMOS process [Chen et al. 2009] .
A positive gate voltage (V GS ) is applied to program the transistor. The value of V GS should be several times greater than V DS . The specific value of V GS depends on the sense amplifier that determines the charge levels for '0' and '1' logic values. Equally distributed voltage is assumed across each GNR layer in the MLGNR channel. Usually, atmospheric molecules, photoresist residue, metal etchants, and Al 2 O 3 are used to dope graphene. Single layer graphene (SLG) is inherently p-type. On the other hand, MLGNR is less prone to the p-type doping because the additional layers reduce the effects of intrinsic doping [Seyoung et al. 2009; Hugo et al. 2008; Jian-Hao et al. 2008] . Next section analyzes the electrical and physical behaviors of the proposed FGT. 
BASIC PHYSICAL AND ELECTRICAL PARAMETERS OF THE PROPOSED DEVICE
In order to understand the dynamic behavior of the proposed MLGNR/CNT floating gate transistor (FGT), its capacitive model has to be derived. Figure 3 shows the simplified capacitive model of the proposed FGT. Here, the C FC , C FG , C FS and C FD are respectively the capacitances of the floating gate (FG) with respect to the channel, control gate, source, and drain. There will be three additional capacitances (C SB , C DB and C CB ) inside the device. Here V GS , V S , V DS, V C and V B are the potentials of the control gate, source, drain, channel and the bulk respectively and V FG is the potential on the FG.
As the floating gate is electrically coupled with the control gate, source, drain and the body terminals through capacitors, the proposed flash memory cell can be expressed as a capacitor network as shown in Figure 3 . According to (1), the total capacitance (C T ) of the cell is equal to the sum of all the capacitances of the network. Here C CB , C SB and C DB are not important in the model because the values of these capacitors are close to zero. These capacitances arise due to the substrate on which graphene is grown or transferred. The substrate is around 300nm thick that leads to negligible capacitance. The change of voltage ( V FG ) on the floating can be express as in (2). Here, Q FG is the total charge stored on the floating gate, which can be expressed by (3).
(1)
To derive the model for the voltage (V FG ) on the floating gate we can consider two cases. Case-1. Floating gate with small overlaps with the source and drain regions. Consider the fringing capacitances (C FS and C FD ) between the floating gate and the source and drain as shown in Figure 3 . Using Equations (1)- (3) we can derive the model for V FG as in (4). 
Case-2. Floating gate is perfectly aligned with the graphene channel with no overlap between the floating gate and the source (drain), as in Figure 4 . The fringing capacitances (C FS and C FD ) could be ignored. Then Equation (3) can be simplified to (5). Again using Equations (1) and (5) we can derive the model for V FG as in (6).
The coupling ratio terms, which can be defined as the ratio of terminal voltage coupled to the floating gate, can be expressed as follows.
-GCR is the control gate coupling ratio.
-DCR is the drain coupling ratio.
-SCR is the source coupling ratio.
-CCR is the channel coupling ratio.
Any variation in the control gate voltage will cause a change in the floating gate voltage that can be expressed as V FG = V CG × GCR. Equation (4) for the capacitor network can be rewritten in terms of the coupling ratio terms as in (7). Initially, Q FG = 0, and for programming and erasing V S = 0V, V D ≈ 0V. Therefore, V FG = GCR.V GS , because the term CCR.V C is negligible. The GCR is the key parameter, which defines the capacitive coupling ratio between C FG and C T as in (8). For faster programming GCR>0.60. The programming and erasing speed of flash memory depend on V FG . The minimum programming and erase time of a device can be calculated from V FG value.
PROGRAMMING AND ERASING OPERATION OF THE PROPOSED FGT
In the proposed floating gate transistor (FGT) the logic '0' and '1' states are determined by the programming and erase operations respectively. Under the influence of a positive control gate voltage electrons are accumulated on the floating gate (programming) that translates to logic state '0'. A negative voltage applied at the control gate leads to the depletion of the electrons (erase) that translates to logic state '1'. The electron accumulation and depletion are accomplished by tunneling -a process by which an electron passes through a barrier without physical conduction path.
Ideally, an insulating oxide barrier doesn't allow charge to pass through it. However, at high electric field and thin oxide thickness tunneling takes place. The tunneling effect becomes more prominent as device dimensions enter deep into nanometer scale while electric field strength is on the rise as supply voltage scaling is slowed. While for nonmemory devices tunneling through gate oxide is an undesired phenomenon, the operation of a FGT in nonvolatile memory is dependent on this tunneling. Therefore, analyzing the tunneling mechanism in the proposed MLGNR/CNT based FGT is a very critical part of understanding its programming and erasing operation and the evaluation of our concept.
The Fowler Nordheim (FN) tunneling mechanism is mostly used to realize programming and erasing in a FGT [Saraswat] . The tunneling current density (J FN ) can be calculated by (9)-(12). The parameters A and B depend on the work function or the barrier height ( B ) at the interface between the tunneling oxide and the electron emitter and the effective mass of the tunneling electron m ox . The work function is a property of the surface of the material. It depends on the crystal structure and the configurations of the atoms at the surface. A and B can be derived from FN plot (J FN /E 2 vs. 1/E) [Vasileska and Klim; Olivo et al. 1988; Saraswat] . Here, the induced electric field E is given by (10). By replacing E in (9) we get J FN as in (11). For source voltage V S = 0V, J FN will be given by (12).
Here, A = q 3 16π 2 h ∅ B and B = 4 3
The subsequent paragraphs present the analysis of tunneling current during the programming and erasing operation of the proposed FGT based on the above models. Figure 5 shows the dependence of the programming current density on the control gate voltage for a given control gate coupling ratio (GCR). This set of graph is generated from Equations (7) and (12). The programming current increases with the increase of both the control gate voltage and GCR ( Figure 5 ). Figure 6 shows the programming current variation with the control gate voltage for different tunnel oxide thickness (X TO ). It is observed that for a given X TO , the programming current increases with the control gate voltage. However, the programming current increases significantly when X TO is less than 7nm. According to ITRS 2011, semiconductor industry has already adopted 6nm tunneling oxide for 18nm and 22nm technology nodes. While 5nm tunnel oxide is predicted for 8-14nm technology nodes. Therefore, for technology nodes below 20nm, high programming current density will affect the reliability of the tunnel oxide. Figure 7 shows the programming current density as a function of the tunnel oxide thickness. It is clearly observed that the programming current density increases when the tunnel oxide thickness is scaled down. During the erasing operation a negative voltage would be applied at the control gate. We have performed the same set of analysis (as in Figure 5 and Figure 6 ) for the erasing operation. Figure 8 shows that the erasing current increases as the magnitude of the negative control gate voltage increases for a given GCR. Higher GCR leads to higher current density because large control gate coupling will increase electron depletion rate from the floating gate to the MLGNR channel. Figure 9 shows the erasing current variation with the control gate voltage for different X TO . It is observed that the erasing current density increases with the increase of the control gate voltage in the negative direction for a given X TO . The tunneling current increases significantly when X TO is less than 7nm similar to the programing operation. 
ANALYSIS OF OXIDE THICKNESS SCALING IN THE PROPOSED MLGNR/CNT FGT
The programming and erasing speed of flash memory depend on the voltage at the floating gate (V FG ), which determines how fast a flash memory can be programmed and erased. The minimum programming and erase time of a device can be calculated from the value of V FG . The factor GCR controls the value of V FG according to (7). Conventionally, GCR measures the percentage of the control gate voltage that is coupled from the control gate to the floating gate. For faster programming higher GCR is expected. For conventional silicon based FGTs it is standard to have GCR>0.6. For our proposed MLGNR/CNT FGT we are anticipating similar range. However, as we focus on the optimization of the device geometry and material composition in the proposed design we will address the recommended range for GCR. In the next two sections the impacts of scaling the thicknesses of control oxide and tunnel oxide are analyzed.
Impacts of Scaling the Thickness of Control and Tunnel Oxides on GCR
The capacitance between the control gate and the floating gate can be given by (13). Here, A is the effective area of the floating gate and ε CO is the permittivity of the control oxide.
The capacitance between channel and floating gate is
Here, A is the effective area of the floating gate and ε TO is the permittivity of the tunnel oxide. Replacing C FG in (3) by (4), the model for GCR can be found as in (15).
The Variation of GCR with the variation of the thickness of the control oxide (X CO ) is plotted in Figure 10 for four different values (5nm, 6nm, 8nm and 10nm) of the tunnel oxide thickness (X TO ). It is observed from Figure 10 that with the scaling down of the control oxide GCR value increases exponentially for a given X TO . This suggests that GCR in the proposed MLGNR/CNT FGT is a strong function of X CO . Therefore, if the control gate requires more control than other terminals on the device operation, the Fig. 10 . GCR versus X CO for different X TO . Fig. 11 . GCR versus X TO for different X CO . control oxide should be scaled down. But the control oxide should not be scaled down less than two times of the tunnel oxide thickness (X CO > 2X TO ) because this terminal is very prone to leakage, noise, and radiation. Figure 11 shows the variation of GCR with the scaling of tunnel oxide thickness (X TO ) for different values (12nm, 20nm and 30nm) of X CO . It is observed that the value of GCR decreases with the scaling down of X TO for a particular value of X CO . Finally, in Figure 12 and Figure 13 the GCR-X CO and GCR-X TO behaviors of our proposed MLGNR/CNT FGT have been compared to other contemporary proposed designs presented in Hong et al. [2011] and Simone et al. [2013] . In [Simone et al. 2013] , high k-dielectric, HfO 2 , is used as the control and tunnel oxides in a FGT design based on molybdenum disulfide (MoS 2 ) and Graphene. The design in [Simone et al. 2013 ] exhibits similar GCR variation to our MLGNR/CNT FGT. On the other hand Si/Graphene FGT presented in Hong et al. [2011] shows better performance than the other two designs due to the high k-dielectric, Al 2 O 3 , as the control oxide.
Impacts of Scaling the Thickness of Control and Tunnel Oxides on CCR
The Channel coupling ratio (CCR) is defined as the ratio of the channel voltage coupled to the floating gate. This is measured by the ratio of the capacitance between the floating gate and the channel (C FC ) to the total capacitance of the FGT (C T ) as in (16).
The variation of CCR with X TO is plotted in Figure 14 . It is observed that as the tunnel oxide scales down, CCR increases for a given X CO (here we have simulated for X CO = 12nm, 20nm, 30nm in Figure 14) . The variation of CCR with X CO is illustrated in Figure 15 . It is observed that as the control oxide scales down, CCR decreases for a given X TO (here we have simulated for X TO = 5nm, 6nm, 8 nm, 10nm in Figure 15 ). From these analyses it is clear that both GCR and CCR of the proposed MLGNR/CNT FGT are strong functions of the control oxide and tunnel oxide thicknesses. Therefore, if the control gate (channel) needs more control than other terminals on the device, control oxide should be scaled down. So, the GCR decreases when the CCR increases, but the GCR increases when the CCR decreases. The relationship between GCR and CCR can be determined by the simple formula, GCR+CCR+SCR+DCR = 1. But the tunnel oxide should not be scaled down less than 6nm, which will increase the tunneling current significantly. The 6nm tunnel oxide thickness (for SiO 2 ) is very popular for floating gate transistors in current semiconductor industry. Figure 16 (blue curve) shows how GCR changes with the floating gate area when other parameters are fixed. It is observed that GCR increases with the increase of floating gate area, but the rate of increment is not linear. GCR saturates above certain floating gate area. The change of CCR with the floating gate area is also shown in Figure 16 (red curve). It is shown that CCR decreases with the increase of floating gate area. Therefore, the comparison in Figure 16 reveals the opposite impacts of the floating gate area on GCR and CCR.
Impact of Floating Gate Area on GCR and CCR

COMPARISON WITH THE EXISTING FGTS
To justify the prospects of the new floating gate transistor (FGT) design we have performed an analysis of the relative performances of the emerging FGT devices (Si/Graphene [Hong et al. 2011] , MoS 2 /Graphene [Bertolazzi et al. 2013] , and our proposed MLGNR/CNT) and the conventional silicon FGT [Brewer and Gill. 2008] [Hong et al. 2011] , MoS 2 /Graphene [Bertolazzi et al. 2013] , and conventional silicon FGT [Brewer and Gill. 2008 ] based flash memories.
under identical conditions using the same set of physical and dimensional parameters. In order to compare the Si/Graphene, MoS 2 /Graphene, MLGNR/CNT and conventional silicon FGTs, the same program-erase voltage (±17V) is applied. Initially, there are no charges on the floating gate (Q FG = 0C) and the body terminal is connected to the ground (V B = 0V) . Therefore, V FG depends on GCR and the control gate voltage. Our analysis shows that all three emerging FGT devices (Si/Graphene, MoS 2 /Graphene and our proposed MLGNR/CNT) couple more voltage (V FG ) on the respective floating gate than the conventional silicon FGT (see Figure 17) . The analysis shows that our proposed MLGNR/CNT FGT is able to couple more V FG than the MoS 2 /Graphene and the conventional silicon FGTs. It is also observed that the Si/Graphene FGT [Hong et al. 2011] and our proposed MLGNR/CNT FGT provides highest but equal V FG under similar conditions. The question is what would be the justification of using our proposed MLGNR/CNT FGT if it cannot offer higher performance (higher V FG ). However, it is important to notice that the proposed Si/Graphene FGT [Hong et al. 2011 ] uses high k-dielectric, Al 2 O 3 , as the control oxide and low k-dielectric, SiO 2 , as the tunnel oxide. On the hand our proposed design uses low-K dielectric, SiO 2 , for both control and tunnel oxides. If we use high-K dielectric as in [Hong et al. 2011 ] our design will perform significantly better than Si/Graphene FGT. Integrating two different insulating oxides in the same gate stack is not a trivial task. The accompanying process complexity and cost must be justified in terms of performance and reliability gains. Our design, even with conventional, low cost, and easily available SiO 2 , offers performance equivalent to the best available design that involves exotic materials and complex process. The simulation result shows that our proposed MLGNR/CNT FGT have the potential to outperform other flash memory designs. In the proposed design the thickness of the control oxide can be reduced and optimized to achieve high value of C FG . Therefore, high GCR can be achieved, which leads to further increase of V FG . Again, the performance of our MLGNR/CNT FGT can be boosted, by using high k dielectric material (HfO 2 or Al 2 O 3 ) as the control oxide while low k dielectric material (SiO 2 ) should be used as the tunnel oxide.
CONCLUSION AND FUTURE WORK
The proposed MLGNR/CNT floating gate transistor for nonvolatile memory has the potential to utilize all the excellent electrical, physical, thermal, and material properties of graphene nanoribbon (GNR) and carbon nanotube (CNT). It opens the door for a new class of memory devices using graphene nanotechnology. Our preliminary concept is briefly presented in our recent conference paper [Nahid et al. ISCAS-2014] . We did not provide any analysis and modeling of the operation, physical and electrical behaviors, and the impacts of different parameters. Here we provided detail description of the design and the underlying scientific explanation behind the concept. We have performed analysis of the electrical behaviors and dynamic characteristics of the device. We have also derived the capacitive model of the device and performed analysis of the impact of scaling oxide thickness on performance. Through our modeling and analysis we have identified some critical electrical, physical, and geometrical parameters that would influence the operation and performance of the device.
It is concluded that for faster programming and erasing higher tunneling current density (J FN ) can be achieved by higher control gate voltage and scaling down the thicknesses of the control gate oxide and the tunnel oxide. However, higher tunneling current will severely damage the oxide's reliability. Therefore, optimization of these crucial parameters is recommended based on specific requirements. Our future work will focus on the optimization of the device structure, supply voltage, tunneling current density, and the dielectric property of oxide for better performance. Also, more accurate models for J FN and other physical and electrical aspects need to be developed.
The scaling of the control and tunnel oxides in the proposed MLGNR/CNT FGT is discussed in details. It is clear that the coupling capabilities of the control gate and the channel are the functions of both the control and the tunnel oxides' thicknesses. In other word, if the tunnel oxide is scaled down, the CCR rises while the GCR drops. On the other hand, if the control oxide is scaled down the GCR increases while the CCR falls. From these discussions, the 6nm tunnel oxide thickness and greater than 12nm control oxide thickness are recommended for the MLGNR/CNT FGT. The above statement is again supported by the tunneling current analysis through the tunnel oxide, which states that the tunneling current increases significantly when the tunnel oxide (SiO 2 ) is scaled down from 6nm to 5nm. Selecting proper insulation materials for the control and tunnel oxides is another important task. The GCR of the MLGNR/CNT FGT can be further improved by using high-k dielectric oxide on the control side and low-k dielectric oxide on the tunnel side of the gate. This would obviously increase design complexity. Our future work will focus on emerging insulation oxides like HfO 2 and Al 2 O 3 as alternatives to SiO 2 .
Our analysis reveals that the proposed device is capable of accumulating minimum required charge at a reduced voltage, which is a direct indication of low power design. It is observed that the control gate voltage is solely responsible for tunneling and accumulating electron in the floating gate. Another related issue is the retention of the accumulated charge. The retention property is still under detail investigation. It depends on the potential well at the floating gate. Higher potential well is better for retention. The potential well of our MLGNR/SiO 2 /CNT structure is 3.65eV, while the conventional silicon FGT has a potential well of 3.07eV. Therefore, it can be predicted that our proposed device would have higher retention capability than the conventional Silicon FGT. Many contemporary works indicate that graphene (CNT and GNR) as floating gate material has good charge retention capacity. We propose CNT as floating gate, because we anticipate that a CNT layer would have better retention capacity than a GNR layer of similar dimension. However, a separate and thorough investigation has to be conducted on the charge retention capacity and optimization techniques for CNTs and GNRs in any memory device including the proposed one in this article. Our ongoing research includes detail analysis of the charge retention capability, currentvoltage (I-V) characteristics, doping requirements (if any), and manufacturing and implementation approaches for the proposed FGT. The oxide scaling effect [Nahid et al. MWSCAS-2014] , programming and erasing tunneling operations [Nahid et al. SOCC-2014] are discussed elaborately. The radiation hardness of any FGT is also analyzed in [Nahid et al. ISCAS-2015] .
Although the proposed concept of a new MLGNR/CNT based FGT seems promising, there are many issues and challenges that need to be analyzed and resolved as highlighted in this concluding section. The concept validation and the related analyses are based on simulation and mathematical modeling. We considered no gap between two adjacent graphene layers in the MLGNR channel to simplify our simulation. It is still an unresolved question whether there will be any gap or separating material between adjacent GNRs in a MLGNR structure for transistor and interconnect applications. In future we will attempt to perform some experimental work to complement our ongoing work.
